Manage AI-driven development with eval-first execution, task decomposition, and model routing.

Get expert FPGA development guidelines covering Vivado, SystemVerilog, timing closure, and AXI interfaces.

Transform design work into detailed implementation-ready specifications, handoff packages, and test plans.

Discover and invoke the right engineering workflow skill for any development phase or task.